MVP v3.0 Performance Analysis

This article is used to depict how to get the target performance based on MVP architecture

Revision history

Date	Version	Description	Author
2023-06-28	v1.0	Initial	Liu Yonggang
2023-07-04	v1.1	Thread/warp	Liu Yonggang

▼ MVP v3.0 Performance Analysis

- Revision history
- ▼ Target Performance
 - 10 TFLOPS
- ▼ Current MVP v2.1 Architecture Design
 - Architecture
 - Performance
 - Memory
- ▼ Next Gen MVP v3.0 Architecture Design
 - ▼ Option 1
 - Major changes: Adding GPC and extending SP
 - Threads/warp vs Memory bandwidth
 - Option 2
 - Major changes: Adding GPC and extending TPC
 - Summary
- What simulator need to figure out
- Conclusion
- Open Issues
- Reference

Target Performance

10 TFLOPS

Total FLOPs per second = FLOPs per cycle per core * core count


Current MVP v2.1 Architecture Design

Architecture

There are 4 TPCs, each TPC has 2 SMs, and each SM has 4 SPs.

TPCs	SMs	SPs	FP32 unit	
4	8	32	128	
			Image:	Same I to the Carlos Register Data State Data
ROP TPC SM	TEXTURE	ROP TPC		
	Distance			Designed and a second s
ROP	TEXTURE	ROP	TEXTURE	
	PA		RAST	

Each SP contains 4 INT32 units, 4 FP32 units, 4 LD/ST units, and 2 different SFU unit for different special function.



Performance

Clock Speed	FP32 Unit	FP32 Computing power
1.0 GHz	128	256 GFLOPS

FP32 Computing power = Clock x Amount of FP32 Unit x 2 (FMA) = 1.0G x 128 x 2 = 256 Gflops

Memory

Clock: 800 MHz DDR: 2 x 2 GByte DDR4 SRAM: 3 MByte PCIe: 3.0

DDR4

DDR controller: 1 Clock: 800 MHz Data bus: 256 bit Latency: latency (ns) = clock cycle tim e (ns) x number of clock cycles Bandwidth = (800 MHz x 256 bits) / 8 = 25,600 MB/s or 25 GB/s or 6.25 Giga-FP32/s

Next Gen MVP v3.0 Architecture Design

Option 1


Major changes: Adding GPC and extending SP

- There are 6 GPCs, each GPC has 8 TPCs, each TPC has 2 SMs, and each SM has 4 SPs
- Each SP contains 16 INT32 unit, 16 FP32 unit, 16 LDST unit and 4 SFUs

SP						
L1 Instruction Cache L1 Data Cache						
		THDC Se	cheduler (16 t	hread/clk)		
		Registe	er File (64 x 64	↓x 32-bit)		
INT32	INT32	FP32	FP32	LD/ST	LD/ST	
INT32	INT32	FP32	FP32	LD/ST	LD/ST	Local
INT32	INT32	FP32	FP32	LD/ST	LD/ST	Memory
INT32	INT32	FP32	FP32	LD/ST	LD/ST	
INT32	INT32	FP32	FP32	LD/ST	LD/ST	SFU
INT32	INT32	FP32	FP32	LD/ST	LD/ST	SFU
INT32	INT32	FP32	FP32	LD/ST	LD/ST	SFU
INT32	INT32	FP32	FP32	LD/ST	LD/ST	SFU


Below shows the comparison of MVP v2.0 and MVP v3.0 from high level structure and performance

	GPC	ТРС	SM	SP	FP32 unit	FP32 (tflops)	Speedup
MVP v3.0	6	48	96	384	6144	12.288	48x
MVP v2.0	0	4	8	32	128	0.256	-



Below shows the memory related comparison in total

Memory	MVP v2.0	MVP v3.0	Comments
Thread	2048	98304	TBD
Register file(KB)	128	6144	TBD
L1 Inst Cache(KB)	288	13824	TBD
L1 Data Cache(KB)	64	3072	TBD
Local memory(KB)	1024	49152	TBD
L2 Cache(KB)	2048	98304	TBD
DRAM	DDR4	HBM2	TBD
Memory Interface (bit)	256	4096	16x256 DDR4
Memory Data Rate (MHz)	800	1000	
Memory Bandwidth (GB/s)	51.2	1024	
Memory Size (GB)	4	32	16x2 DDR4



Threads/warp vs Memory bandwidth

Assumption: 16 threads/warp, so if 16 threads with different address from the same warp, that means 16×32 bit = 512 bit. Because now bus bandwidth is 256 bit, so bus utilization is 100 %, but needs 2 cycles to finish data transaction at least.

Could bus bandwidth be improved to 512 bit?

Option 2

Major changes: Adding GPC and extending TPC

- There are 20 GPCs, each GPU has 4 TPCs, each TPC has 4 SMs, and each SM has 4 SPs
- SP has no change

	GPC	TPC	SM	SP	FP32 unit	FP32 (tflops)	Speedup
v3.0	20	80	320	1280	5120	10.24	40x
v2.0	0	4	8	32	128	0.256	-

Memory	MVP v2.0	MVP v3.0	Comments
Thread	2048	81920	
Register file(KB)	128	5120	

Memory	MVP v2.0	MVP v3.0	Comments
L1 Inst Cache(KB)	288	11520	
L1 Data Cache(KB)	64	2560	
Local memory(KB)	1024	40960	
L2 Cache(KB)	2048	81920	
DRAM	DDR4	HBM2	

Summary

Solution	Clock	FP32 unit	FP32 (tflops)	Onchip Memory	Thread
Option 1	1.0GHz	6144	12.288	170496	98304
Option 2	1.0GHz	5120	10.24	142080	81920

What simulator need to figure out

- Register file size
- L1 Instruction Cache size
- L1 Data Cache size
- Local memory size and if it is necessary
- L2 Cache size
- Evaluating L3 Cache which shared by all GPCs
- Bus bandwidth
- The number of fixed pipeline
- Area
- Power

Conclusion

Option 1 is the better choice as the next generation MVP architecture

Open Issues

- Simultaneous execution of FP32 and INT32 operations, fmac and mac instruction Current MAC in SP support floating-point and integer operations, this will limit multi-issue
- L2 Cache shared by all SMs
- Adding L3 Cache shared by all GPC instead of local memory
- Async copy and barrier
- Shared Cache Residency control

Reference

1. A100

	Clock speed	CUDA core	FP32 (tflops)
A100	1410 MHz	6912(108x64)	19.5
GA100	1410 MHz	8192(128x64)	23.1

A100 FP32: 19.5 TFLOPS = 8192 x 2 x 1410 MHz

The NVIDIA GA100 GPU is composed of multiple GPU Processing Clusters (GPCs), Texture Processing Clusters (TPCs), Streaming Multiprocessors (SMs), and HBM2 memory controllers.


The full implementation of the GA100 GPU includes the following units:


- 8 GPCs, 8 TPCs/GPC, 2 SMs/TPC, 16 SMs/GPC, 128 SMs per full GPU
- 64 FP32 CUDA Cores/SM, 8192 FP32 CUDA Cores per full GPU
- 4 Third-generation Tensor Cores/SM, 512 Third-generation Tensor Cores per full GPU
- 6 HBM2 stacks, 12 512-bit Memory Controllers


The **NVIDIA A100 Tensor Core GPU implementation** of the GA100 GPU includes the following units:

- 7 GPCs, 7 or 8 TPCs/GPC, 2 SMs/TPC, up to 16 SMs/GPC, 108 SMs
- 64 FP32 CUDA Cores/SM, 6912 FP32 CUDA Cores per GPU
- 4 Third-generation Tensor Cores/SM, 432 Third-generation Tensor Cores per GPU
- 5 HBM2 stacks, 10 512-bit Memory Controllers

The TSMC 7nm N7 process used to build the GA100 GPU allows many more GPCs, TPCs, and SM units, along with many other new hardware features in a die size similar to the Volta GV100 GPU (which was fabricated on TSMC's 12nm FFN process).







Ampere A100 GPU A100 Streaming Multiprocessor (SM) warp warp warp SM 0 SM 1 SM 2 SM 107 SM 3 64 warps/SM warp warp warp regs (256k) regs (256k) regs (256k) regs (256k) regs (256k) Scheduler Scheduler Scheduler Scheduler 4x concurrent warp exec L1\$ (192k) L1\$ (192k) L1\$ Registers (16k x 4) Registers (16k x 4) Registers (16k x 4) Registers (16k x 4) 64k x 4-byte registers (192k) (192k) (192k) L2 Cache (40MB) Functional Functional Functional Functional Units Units Units Units 192KB L1/shared memory Shared Memory / L1 Cache (192k) HBM Memory (80GB) (configurable split)

- 2. DDR
 - DDR4

Clock: 3200 MHz

Bus Width: 64 bits

Formula: Bandwidth = (Data Rate x Bus Width) / 8

Bandwidth = (3200 MHz x 64 bits) / 8 = 25,600 MB/s or 25 GB/s or 6.25 Giga-FP32/s

- 3. HBM
 - HBM2

Clock: 1.6 Gbps

Bus width: 1024 bits

Memory Channels: 8

Formula: Bandwidth = (Data Rate x Data Bus Width x Memory Channels) / 8

Bandwidth = (1.6 Gbps x 1024 bits x 8) / 8 = 204.8 GB/s or 51.2 Giga-FP32/s

4. Cache Mapping and Bandwidth Comparison

	MVP	Ampere	MVP	Ampere
SP	L1 Inst/Data	L0 Inst		
SM	L2	L1 Data/Shared		
GPU	-	L2		5120 Bytes/clk ^[1]
DRAM	DDR4	HBM2		

1. 2 x 40 slices, 5 x 8 x 512 KB, 2 x 5 = 10, 10 x 512 Bytes/clk ↔